JPH0243349B2 - - Google Patents
Info
- Publication number
- JPH0243349B2 JPH0243349B2 JP57022531A JP2253182A JPH0243349B2 JP H0243349 B2 JPH0243349 B2 JP H0243349B2 JP 57022531 A JP57022531 A JP 57022531A JP 2253182 A JP2253182 A JP 2253182A JP H0243349 B2 JPH0243349 B2 JP H0243349B2
- Authority
- JP
- Japan
- Prior art keywords
- conductivity type
- source
- basic cell
- basic
- layers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
- H10D84/903—Masterslice integrated circuits comprising field effect technology
- H10D84/907—CMOS gate arrays
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57022531A JPS58139446A (ja) | 1982-02-15 | 1982-02-15 | 半導体集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57022531A JPS58139446A (ja) | 1982-02-15 | 1982-02-15 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58139446A JPS58139446A (ja) | 1983-08-18 |
JPH0243349B2 true JPH0243349B2 (en]) | 1990-09-28 |
Family
ID=12085377
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57022531A Granted JPS58139446A (ja) | 1982-02-15 | 1982-02-15 | 半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58139446A (en]) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3477312D1 (de) * | 1983-07-09 | 1989-04-20 | Fujitsu Ltd | Masterslice semiconductor device |
JPS6047441A (ja) * | 1983-08-26 | 1985-03-14 | Fujitsu Ltd | 半導体集積回路 |
JPS6074644A (ja) * | 1983-09-30 | 1985-04-26 | Fujitsu Ltd | Cmosゲ−トアレ− |
JPS60173854A (ja) * | 1984-02-13 | 1985-09-07 | Nippon Telegr & Teleph Corp <Ntt> | Misトランジスタ論理回路構成用基板 |
JPS6110269A (ja) * | 1984-06-26 | 1986-01-17 | Nec Corp | 半導体集積回路 |
FR2572851B1 (fr) * | 1984-11-08 | 1987-07-31 | Matra Harris Semiconducteurs | Reseau prediffuse a cellules de base interconnectables |
EP0224887B1 (de) * | 1985-12-06 | 1992-03-11 | Siemens Aktiengesellschaft | Gate Array Anordnung in CMOS-Technik |
JP2588876B2 (ja) * | 1986-05-14 | 1997-03-12 | 三菱電機株式会社 | Cmosマスタスライスlsi |
DE3850790T2 (de) * | 1987-02-09 | 1994-12-22 | Fujitsu Ltd | Gatematrix mit in Verbindungsgebiet begrabenem Transistor. |
US5053993A (en) * | 1987-06-08 | 1991-10-01 | Fujitsu Limited | Master slice type semiconductor integrated circuit having sea of gates |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57183048A (en) * | 1981-05-06 | 1982-11-11 | Hitachi Ltd | Semiconductor integrated circuit device |
-
1982
- 1982-02-15 JP JP57022531A patent/JPS58139446A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58139446A (ja) | 1983-08-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2126479C (en) | Symmetrical multi-layer metal logic array with continuous substrate taps and extension portions for increased gate density | |
US4884118A (en) | Double metal HCMOS compacted array | |
US6271548B1 (en) | Master slice LSI and layout method for the same | |
US4668972A (en) | Masterslice semiconductor device | |
KR890004569B1 (ko) | 마스터 슬라이스형 반도체장치 | |
US4849801A (en) | Semiconductor memory device having increased capacitance for the storing nodes of the memory cells | |
US6396087B1 (en) | Semiconductor integrated circuit | |
US4524377A (en) | Integrated circuit | |
US4992845A (en) | Semiconductor integrated circuit device having input/output buffer cells each comprising a plurality of transistor regions arranged in a single line | |
US4999698A (en) | Interconnection arrangement for a gate array | |
JPH0799255A (ja) | 半導体集積回路装置 | |
JPH0243349B2 (en]) | ||
JPH0831578B2 (ja) | マスタ−スライス方式のゲ−トアレ−半導体集積回路装置 | |
KR960016177B1 (ko) | 마스터 슬라이스형 반도체 집적회로장치의 기본 셀 형성을 위한 트랜지스터 배치와 마스터 슬라이스형 반도체 집적회로장치 | |
US5635737A (en) | Symmetrical multi-layer metal logic array with extension portions for increased gate density and a testability area | |
JPH0113222B2 (en]) | ||
US5404034A (en) | Symmetrical multi-layer metal logic array with continuous substrate taps | |
JPH0252428B2 (en]) | ||
JPS60254631A (ja) | 半導体集積回路 | |
JPH06101551B2 (ja) | Cmos集積回路装置 | |
JP2000223575A (ja) | 半導体装置の設計方法、半導体装置および半導体装置の製造方法 | |
JPH0329187B2 (en]) | ||
JP2840239B2 (ja) | マスタースライス型半導体装置 | |
JPS5944859A (ja) | 基本セル | |
JPH0250626B2 (en]) |